

# LVDS Adapter Type 1

## Variant: Prototype

10. 6. 2014  
V1I1

RELEASED 10-JUN-2014

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11	.....	21	.....	31	.....
2	BLOCK DIAGRAM	12	.....	22	.....	32	.....
3	ADAPTER	13	.....	23	.....	33	.....
4	DOC: REVISION HISTORY	14	.....	24	.....	34	.....
5	.....	15	.....	25	.....	35	.....
6	.....	16	.....	26	.....	36	.....
7	.....	17	.....	27	.....	37	.....
8	.....	18	.....	28	.....	38	.....
9	.....	19	.....	29	.....	39	.....
10	.....	20	.....	30	.....	40	.....

### DESIGN CONSIDERATIONS

DESIGN NOTE:  
Example text for informational  
design notes .

DESIGN NOTE:  
Example text for critical  
design notes.


DESIGN NOTE:  
Example text for cautionary  
design notes.

LAYOUT NOTE:  
Example text for critical  
layout guidelines.

(c) 2014 FEDEVEL www.fedevel.com		CONFIDENTIAL. Do not distribute.	
Title:	LVDS Adapter Type 1	Variant:	Prototype
Page Contents:	[01] - COVER PAGE.SchDoc	Checked by:	
Size:	DWG NO	Revision:	VIII
Date:	10. 6. 2014	Sheet	1 of 5

# LVDS Adapter Type 1

## (Block Diagram)




CLOCKS (CPU & PCIe)

(c) 2014 FEDEVEL www.fedevel.com		CONFIDENTIAL. Do not distribute.	
Title:	LVDS Adapter Type 1	Variant:	Prototype
Page Contents:	[02] - BLOCK DIAGRAM.SchDoc	Checked by:	
Size:	DWG NO	Revision:	VIII
Date:	10. 6. 2014	Sheet	2 of 5

# ADAPTER


## LVDS Connector

**DESIGN NOTE:**  
Be sure you will supply the adapter with +3V3.




**DESIGN NOTE:**  
iMX6 Design Guide: if LVDS signal is not used leave float

## Display Connector




**DESIGN NOTE:**  
 $V_{in} = 3.3V$   
 $V_{out} = V_{in} * (R3 / (R1 + R3)) = 3.3 * (10k / (10k + 3k3)) = 3.3 * 0.752 = 2.48V$


## Touchscreen Connector



## Mounting holes



## Fiducials




(c) 2014 FEDEVEL www.fedevel.com		CONFIDENTIAL. Do not distribute.	
Title:	LVDS Adapter Type 1	Variant:	Prototype
Page Contents:	[03] - ADAPTER.SchDoc	Checked by:	
Size:	DWG NO	Revision:	VIII
Date:	10. 6. 2014	Sheet	3 of 5

# DOC: REVISION HISTORY


CLOCKS (CPU & PCIE)

(c) 2014 FEDEVEL www.fedevel.com		CONFIDENTIAL. Do not distribute.	
Title:	LVDS Adapter Type 1	Variant:	Prototype
Page Contents:	[04] - DOC REVISION HISTORY.SchDoc	Checked by	
Size:	DWG NO	Revision:	VIII
Date:	10. 6. 2014	Sheet	4 of 5


Designator  
[01] - COVER PAGE.SchDoc




Designator  
[02] - BLOCK DIAGRAM.SchDoc



Designator  
[03] - ADAPTER.SchDoc



Designator  
[04] - DOC REVISION HISTORY.SchDoc



# TEMPLATE NOTES

## Set Project Parameters

- 1) Go to Project -> Project Options -> Parameters
- 2) Set Company, Project and VersionRevision

## Mark Not Fitted Components as

**NF**

## Net Class Example



## Differential signal example



TITLE Examples (You can change the color to reflect your company color)

# PAGE TITLE

*Peripheral / Group of component title*

*Smaller Title*

## Schematic Status Explanation

**DRAFT** - Very early stage of schematic, ignore details.

**PRELIMINARY** - Close to final schematic.

**CHECKED** - There should not be any mistakes. Tell the engineer if you find one.

**RELEASED** - A board with this schematic has been sent to production.

(c) 2014 FEDEVEL www.fedevel.com		CONFIDENTIAL. Do not distribute.	
Title:	LVDS Adapter Type 1	Variant:	Prototype
Page Contents:	LVDS Adapter Type 1 Project.SchDoc	Checked by:	
Size:	DWG NO	Revision:	VIII
Date:	10. 6. 2014	Sheet	5 of 5

# Assembly Top of LVDS Adapter Type 1 U111

